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Abstract
This paper presents a new application of modular multilevel cascaded converters (MMCC) for combined
active harmonic current elimination and reactive power compensation in a power distribution line. A
technique for simultaneous extracting harmonic components and reactive element in the load current is
presented. A novel voltage control scheme for balancing the module intra-cluster capacitor voltages
under distorted load current is incorporated. Simulation studies show the desired performance of the
MMCC-based active power conditioning operating under PCC current distortion and varying load
conditions.
Introduction
The development of power semiconductor switching devices and micro-electronics in recent decades
has led to the widespread use of power electronic controlled equipment. Products such as variable speed
drives, switch mode power supplies are familiar for domestic and industrial applications, which have
brought the benefit of ease of control and improved energy efficiency. The current surge in developing
renewable energy sourced generators presses the further demand for power converters. However one of
the issues with power converters is their drawing of non-sinusoidal current from the utility grid. This
current may consist of both low-order (i.e. 5th, 7thand 11th) and/or high-order harmonics (i.e. on the order
of the converters switching frequencies). The former will increase the winding copper losses in the
transformers installed within a power network, leading to an increased heating effect and then a
reduction in the equipment lifetime. High frequency current harmonics, on the other hand, will
experience a higher effective resistance and decrease the conductor current transmission capability due
to heating as they tend to flow near the conductors surface due to skin effect [1].
Traditionally, a tuned passive filter has been applied by industries to overcome the problems with
harmonics. However, it has several shortcomings including the limited compensating characteristics
imposed by the filter and its ineffectiveness in regulating the amount and type of harmonics it needs to
compensate [2]; for example, passive filter parameters are difficult to change dynamically in order to
remove harmonics of varying frequencies [3]. To address these issues, a filtering technique through an
active device or active power filter (APF) has been proposed [4]. This is largely based on a power
electronic converter, with a DC link capacitor connected at its input for stabilising its operation while it
is controlled to generate the current harmonics required by the load bus[5, 6]. Many well-applied DC-
AC converters have been used to implement an APF and they have their own drawbacks. For example,
conventional H-bridge converters suffer a high amount of voltage stress while multilevel converters can
become more complex in circuitry and control for high-voltage and power applications.
Within the last decade, the modular multilevel converter (MMC) has made a significant contribution to
medium and high voltage power system applications, such as HVDC and reactive power compensation
[7-11]. With its modularity, reliability and feasibility [12], an MMC based on several units of cascaded
converters is applied, in this paper, as an active power conditioner (MMCC-APC) for both harmonic
current elimination and power factor control. To meet the line voltage levels with less harmonic
distortion and switching losses, the MMCC-APC has four cascaded full H-bridge converters in each
limb and each H-bridge has its own DC capacitor [13].
For effective current control function a technique for simultaneous extracting harmonic components and
reactive element in the load current is presented. A novel multilevel PWM scheme called carrier-
swapped PWMmethod is described which is shown to be effective for balancing the MMC intra-cluster
capacitor voltages under distorted load current. The latter is necessary in this application because the
current harmonics flowing through the H-bridge sub-modules lead to voltage drifts away much more
significant compared to other applications such as those used in an HVDC system. A comparison
between the results from using the CS-PWM and that by traditional phase shift-PWM (PS-PWM) will
be made based on a current harmonics control application. This MMCC-APC is also designed to correct
the systems power factor.
The paper is structured by giving the MMCC-APC configuration in section 1; its harmonic extraction
and control principles are described in section 2. This is followed by the MMCC PWM schemes.
Simulation study and result discussions are finally presented.
MMCC-based APC System
The configuration of the MMCC-APC and its connected network is shown in Fig. 1. This has been
designed specifically to mitigate the impacts of connecting a non-linear load and a normal inductive
load at Bus 2, though in reality many parallel loads would be present. To achieve this, the MMCC-APC
is designed to improve the waveform quality of the current drawn from the incoming feeder which is
represented by Vabc, and obtaining unity power factor simultaneously at Bus 1 which has been assigned
as the point of common coupling (PCC).
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Fig. 1 Circuit configuration of MMCC-APC
TheMMCC configuration is also shown in Fig. 1; it is a three-phase star configuration where each phase
arm is a chain of four cascaded H-bridge converters, referred to sub-modules (SMs). Each SM contains
four transistors and a DC capacitor CDC at a nominal voltage of
௏ವ಴ସ . So each chain can synthesize nine
voltage levels (0,±0.25 ஽ܸ஼ , ±0.5 ஽ܸ஼ , ±0.75 ஽ܸ஼, ± ஽ܸ஼). With multiple modules in series each only
switches at a reduced frequency, hence having low switching losses, and a high total voltage can be
attained. In practice the number of SMs may be a lot higher determined by the PCC voltage magnitude
and the per module DC-link voltage.
The R-L filter connected between Bus 3 and MMCC-APC is necessary for eliminating the harmonics
due to converter switching and it may also represent the interfacing transformer equivalent impedance
when the latter is used. The switch, SAPC, is the circuit breaker of the MMCC-APC. The harmonic and
reactive currents caused by the load will be compensated by the MMCC-APC, in order that the PCC
side current approximates to the ideal sinusoidal with unity power factor. The specifications of all the
parameters used in a simulated specimen system are summarised in Table I.
Control Schemes
The overall control scheme for the MMCC-APC system is shown in Fig. 2 and is divided into four main
parts; reference current generation, modified model-based predictive current control, SM capacitor
voltage balance control and novel multilevel pulse width modulation scheme.
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Fig. 2: Control blocks of the APC system
MMCC reference current generation
The technique operates by firstly transforming the measured load current Iload into a synchronous rotating
reference frame (SRRF) via Park transformation, taking the PCC voltage Vpcc as reference. This leads to
Id and Iq given as:൤ܫௗܫ௤൨ = ଶଷ ቎sin(ߠ) sin(ߠ െ ଶగଷ ) sin(ߠ + ଶగଷ )cos(ߠ) cos(ߠ െ ଶగଷ ) cos(ߠ + ଶగଷ )቏ ൥ܫ௔ܫ௕ܫ௖൩ (1)
ZKHUHșLVWKHSKDVHDQJOHRI3&&YROWDJHREWDLQHGWKURXJKDSKDVHORFNHGORRS3//V\QFKURQLVDWLRQ
scheme. Note that through the above transformation, Id and Iq, in general, will contain a set of (h  1)
order harmonics where h is the order of harmonics present in Ia, Ib and Ic. It is desirable that Id and Iq
only contain DC components, implying that Ia, Ib and Ic only contain the grid fundamental frequency Ȧ.
Therefore, the first-order Low-Pass Filter (LPF) is applied to the transformed current in order to remove
its AC quantities. Its transfer function is given in Fig. 2 and the cut-off frequency 2ߨ ଴݂ is chosen to beVOLJKWO\ORZHUWKDQȦVRWKDWWKHKLJKRUGHUKDUPRQLFVFDQEHHIIHFWLYHO\HOLPLQDWHG,WPXVWQRWEHWRR
low also so that a steady state is quickly achieved after this the system has to re-adjust its operation in
response to a change in the load.
Fig. 3 Current harmonics extraction from phase A load current
Subsequently, the current harmonics that the APC is required to compensate are calculated by
subtracting the filtered components from the original transformed currents in (1), except the q-
component. The extracted harmonic current from phase A load current is shown in Fig. 3. For the
reactive power control, the desirable Ia, Ib and Ic should be in phase with the three phase PCC voltages
and thus the q-component in (1) is taken as the reactive current reference for the converter current
controller without filtering.
Modified predictive control
The predictive controller is based on the grid-connected converters space vector equation given by
௣ܸ௖௖ሬሬሬሬሬሬሬԦ െ ௦ܸ௛ሬሬሬሬሬሬԦ = ܮ௦௛ ௗపԦௗ௧ + ܴ௦௛ଓԦ (3)
When implemented in a real digital system, a small sampling period ( ௦ܶ) is chosen and ௗపԦௗ௧ is expressed
byௗపԦௗ௧ = οపԦೞ் = పԦ(௞ାଵ)ିపԦ(௞)ೞ் (4)
where TS is defined as the time between kth and (k+1)th samples. Since the next sampling period currentଓԦ(݇ + 1)cannot be known in advance, so it is replaced by the current reference value ଓכሬሬԦ(݇). After
substituting (4) into (3) and doing re-arrangement, the required reference voltage at the next sampling
period can be derived as (5) and the completed d-q voltage equations are given as (6).
௦ܸ௛כሬሬሬሬሬሬሬሬԦ(݇) = ௣ܸ௖௖ሬሬሬሬሬሬሬԦ(݇)െ ቂ௅ೞ೓ೞ் ቃ ଓכሬሬԦ(݇) + [௅ೞ೓ೞ் െ ܴ௦௛]ଓԦ(݇) (5)
ቐ ௦ܸ௛_ௗכሬሬሬሬሬሬሬሬሬሬሬԦ(݇) = ௣ܸ௖௖_ௗሬሬሬሬሬሬሬሬሬሬሬԦ(݇)െ ቂ௅ೞ೓ೞ் ቃ ଓௗכሬሬሬԦ(݇) + ቂ௅ೞ೓ೞ் െ ܴ௦௛ቃ ଓԦௗ(݇)െ ߱ܮ௦௛ଓԦ௤(݇)௦ܸ௛_௤כሬሬሬሬሬሬሬሬሬሬሬԦ(݇) = ௣ܸ௖௖_௤ሬሬሬሬሬሬሬሬሬሬሬԦ(݇)െ ቂ௅ೞ೓ೞ் ቃ ଓ௤כሬሬሬԦ(݇) + ቂ௅ೞ೓ೞ் െ ܴ௦௛ቃ ଓԦ௤(݇) +߱ܮ௦௛ଓԦௗ(݇) (6)
The ࢂ࢙ࢎכ is regarded as the set point for the MMCC and is used for generating the PWM signals. Using
this the converter reference current tracking and the corresponding PCC current after harmonic
extraction are shown in Fig. 4(a) & (b) which are not desirable.
Fig. 4(a) Converter current reference tracking and (b) Three phase PCC current without modification
There is clearly a tracking error between the converter and reference currents especially when load
current changes sharply, which causes the three phase PCC current being distorted. This is due to a delay
stemming from the predictive controllers inherent feature, since the value of ଓԦ(݇ + 1) is set to its
current value, this imposes a 1-sample delay to the control action. Also the necessary use of LPF incurs
further delay. In order to compensate the delay effect, the control scheme in (5) is modified. This is done
by using the reference current at (k-1) sample and comparing it with the present, the difference between
the two may be obtained. The rate-of-change of this reference current is calculated. This derivative term
is added to the original reference value to produce a new reference current for the compensator, as shown
below.ଓௗ௤כሬሬሬሬሬԦᇱ(݇) = ଓௗ௤כሬሬሬሬሬԦ(݇) + ߬ ప೏೜כሬሬሬሬሬሬԦ(௞)ିప೏೜כሬሬሬሬሬሬԦ(௞ିଵ)ೞ் (7)
The equation shows a coefficient ߬ being used to scale the derivative. The value of ߬ needs to be
carefully chosen for achieving the desired compensation effort. In this study a ߬ < 1 was found to be
sufficient in all cases. Substituting the new reference current expressed by (7) into (6) the voltage
reference equations are derived as (8).
ቐ ௦ܸ௛_ௗכሬሬሬሬሬሬሬሬሬሬሬԦ(݇) = ௣ܸ௖௖_ௗሬሬሬሬሬሬሬሬሬሬሬԦ(݇)െ ቂ௅ೞ೓ೞ் + ߬ ௅ೞ೓ೞ்మቃ ଓௗכሬሬሬԦ(݇) + ߬ ௅ೞ೓ೞ்మ כ ଓௗכሬሬሬԦ(݇ െ ͳ) + ቂ௅ೞ೓ೞ் െ ܴ௦௛ቃ ଓԦௗ(݇)െ ߱ܮ௦௛ଓԦ௤(݇)௦ܸ௛_௤כሬሬሬሬሬሬሬሬሬሬሬԦ(݇) = ௣ܸ௖௖_௤ሬሬሬሬሬሬሬሬሬሬሬԦ(݇)െ ቂ௅ೞ೓ೞ் + ߬ ௅ೞ೓ೞ்మቃ ଓ௤כሬሬሬԦ(݇) + ߬ ௅ೞ೓ೞ்మ כ ଓ௤כሬሬሬԦ(݇ െ ͳ) + ቂ௅ೞ೓ೞ் െ ܴ௦௛ቃ ଓԦ௤(݇) + ߱ܮ௦௛ଓԦௗ(݇) (8)
With this modified formulae the reference current tracking and the resultant PCC current as shown in
Fig. 5(a) and (b) are improved significantly.
Fig. 5(a) Converter current reference tracking and (b) Three phase PCC current with modification (߬ =
0.12)
Sub-Module capacitor voltage balancing control
The DC capacitor voltages of all modules need to be balanced, namely they should be kept within their
rated levels during the operation, since some may drift away from their nominal values due to the
converter switching power losses and charge and discharging pattern variations. Balancing is typically
obtained by applying a module average voltage feedback control scheme as shown in (9) and (10); In
this case the (4 × 3) DC capacitor voltage average value is evaluated at every sample instant as
஽ܸ஼_(௔௕௖) = ଵ௡ௌெσ ஽ܸ஼_௜(௔௕௖)௡ೄಾ௜ୀଵ (9)
where ݊ௌெ equals to the number of SM in each chain and VDC_avg is derived as
஽ܸ஼_௔௩௚ = ௏ವ಴_ೌା௏ವ಴_್ା௏ವ಴_೎ଷ (10)
The resultant value VDC_avg, is applied to a PI controller with the reference voltage VDC_ref, which is
determined by the nominal DC-link voltage for each SM. The output reference current signal Idc from
this controller is added onto the ܫ௛_ௗכ to form the converter total reference current Id_ref.
Multilevel Pulse Width Modulation Schemes
Phase-Shift PWM (PS-PWM)
This scheme has been widely applied for multilevel converter switching control, which relies on a
number of triangle carrier signals phase delaying with each other, and the number of carriers is according
to SM number in each phase lime. In this work, four H-bridge SM in one phase chain so four carriers
are required. The constant angle between the individual triangle carriers isߙ = ቀଵ଼଴°ேିଵቁ (11)
where N is the voltage levels from 0 to positive peak and in this case, N equals to 5 and phase displaced
angle is 45° . When unipolar scheme is used the carriers are compared with the 50 Hz sinusoidal
reference and its 180° anti-phase part to decide PWM switching times [14]. The first carrier applied for
phase A upper first SM has been highlighted for observation as shown in Fig. 6. Though for sinusoidal
application this scheme has shown being stable in maintaining sub-module capacitor voltage balance at
steady-states, it cannot perform well when the converter voltage reference signal is distorted. For APC
application due to the effect of generating current harmonics, the reference phase voltages are non-
sinusoidal which causes significant imbalance in intra-cluster capacitor voltages charging and
discharging states. With PS-PWM implemented, the intra-cluster capacitor voltages cannot achieve
natural balancing despite additional feedback control, due to the fact that the ampere-second products
are non-zero, causing the capacitor voltage drifting away.
Fig. 6 Reference signal for MMCC with PS-PWM
Fig. 7 Intra-cluster top SM capacitor actions with PS-PWM
The capacitor voltage, charging and discharging currents and the power fluctuations for phase A upper
first SM over 4 fundamental cycles from 0.09sec to 0.17sec are shown in Fig. 7. In the power plot, the
states of charging and discharging this capacitor are counted as C0, C1Cn and D0, D1Dn, hence
the energy charged into and discharged from the capacitor can be evaluated respectively. This evaluation
enables calculation of the total energy flowing through the capacitor during this period as ܧ௧௢௧௔௟ given
below.ܧ஼ = σ (׬ ൫ ஼ܲ೔ כ ݐ൯݀ݐ௧್௧ೌ )௡௜ୀ଴ (12)ܧ஽ = σ (׬ ൫ ஽ܲ೔ כ ݐ൯݀ݐ௧೏௧೎ )௡௜ୀ଴ (13)ܧ௧௢௧௔௟ = ܧ஼ + ܧ஽ (14)
In this example ܧ௧௢௧௔௟ during 0.09sec to 0.17sec for this capacitor is -156.74mJ. This results in the
capacitor discharging and voltage decreasing gradually, as shown in Fig. 7 capacitor voltage wave.
Carrier Swap-PWM (CS-PWM)
A novel Carrier Swap-PWM (CS-PWM) method is developed to overcome this issue. Following PS-
PWM principle this method still uses multiple triangle carrier waveforms, however instead of applying
each of them in a fixed sequence cycle by cycle they are permutated one position forward at the end of
each fundamental cycle. Naturally with four carrier waves in this application a complete permutation
cycle takes four fundamental cycles 0.08sec, as shown in Fig. 8.
Fig. 8 Triangle Carrier Swap-PWM method for MMCC-APC
Using CS-PWM, as shown in Fig. 9, the charging and discharging patterns for each SM capacitor in a
phase limb will be changed from cycle 1 to cycle 4 and swapped between four SM DC-link capacitors.
The total charging energy for the same capacitor above is recalculated as 0.90mJ which verified the
effectiveness of the new method. Hence, although the capacitor voltage drops from 0.10sec to 0.12sec,
along with the carrier waveform swap, its voltage will increases back to a higher value. As a result the
capacitor voltage floats around its nominal value in a small range.
Fig. 9 Intra-cluster top SM capacitor actions with CS-PWM
Simulation Results
Table I: MMCC-APC system parameters
Components Rating
Source end voltage Vpcc 110 V
RL Filter ȍP+
Non-linear Load 3-phase thyristor rectifier
5//RDG ȍP+
Firing angle Į 0°; 30°; 60°
DC capacitor Cdc ȝ)
DC voltage Vdc in each sub-module 50 V
Base Voltage 110 V
Base Power 3.3 kW (for 3 phases)
Switching frequency ࢌ࢙ 1 kHZ
The proposed MMCC-APC is verified through a simulation study where the APC system and
corresponding control strategies are implemented via SIMULINK/MATLAB. Simulation parameters
are shown in Table I; Vpcc and the load are constitutive elements of a three phase balanced system; the
former is rated 110V, 3.3KVA, 50Hz and the latter contains a three phase full bridge thyristor rectifier
in parallel with a three phase R+L load of power factor 0.8.
Two different control strategies are initially investigated where one is with PS-PWM, and the other uses
CS-PWM. Fig. 10(a) and (b) compares the voltages across the four DC capacitors in phase A. As
expected, the absence of waveform permutation method will lead to the DC capacitors to settle down at
different voltages, and the settling time is longer than that when the method is included.
Fig. 10 SM DC capacitor voltages in Phase A (a) without DC capacitor voltage balancing method (b)
with DC capacitor voltage balancing method
The harmonics control performance of the APC is analysed for different load conditions, which are
obtained by changing the firing angle of thyristor controlled load. Three operating scenarios are tested
while the currents drawn from the source with and without harmonics control are respectively shown in
Figs. 11 and 12. Starting, in both figures, the firing angle sets at 0°, the currents are seen to be distorted
as shown in Fig. 11 section (a) for the case of without harmonics compensation. Meanwhile, Fig. 12
shows the APC switches on to perform filtering function in comparison with Fig. 11, the current
distortions are all eliminated in section (a*). To test the adaptability of the APC, both figures are set to
experience changes to 30° at 0.1 sec and 60° at 0.2 sec. Again the harmonics waveforms in Fig. 11 are
all filtered in Fig.12. The corresponding harmonic spectra are shown in Fig. 13 with their THDs shown
respectively in the figures. It can be observed that THD reduce significantly when the APC is set to
operate as shown in Figs 13(a*), (b*) and (c*).
)LJ8QFRPSHQVDWHGIHHGHUFXUUHQWKDUPRQLFVZKHQĮFKDQJHVIURPWR
)LJ&RPSHQVDWHGIHHGHUFXUUHQWKDUPRQLFVZKHQĮFKDQJHVIURPWR
DĮ ZLWKRXWKDUPRQLFVFRPSHQVDWLRQ DĮ ZLWKKDUPRQLFVFRPSHQVDWLRQ
EĮ ZLWKRXWKDUPRQLFVFRPSHQVDWLRQ EĮ ZLWKKDUPRQLFVFRPSHQVDWLRQ
FĮ ZLWKRXWKDUPRQLFVFRPSHQVDWLRQ FĮ ZLWKKDUPRQLFVFRPSHQVDWLRQ
Fig. 13 Feeder current harmonics spectra for different simulation scenarios
The interaction between the harmonics compensation and reactive power control is also studied for a
wide range of operations. To do that, another two simulation scenarios are considered; one is only with
harmonics control while the other is with both harmonics control and reactive power compensation. The
APC is only introduced at t = 0.06 for both cases. The former scenario is depicted in Fig. 14 and as
expected, the feeder currents are lagging the PCC voltages in (a) and power factor maintains at 0.8 as
shown in (b). When reactive power control is incorporated in the APC, a unity power factor can be
achieved as shown in Fig. 15(a) and (b). Also, a smooth and fast transient response for both
compensations can be observed.
Fig. 14(a) PCC voltage and current with harmonics control but without reactive power compensation
Fig. 14(b) PCC power factor variation with harmonic control but without reactive power compensation
Fig. 15(a) PCC Voltage and Current with both harmonics control and reactive power compensation
Fig. 15(b) PCC power factor variation with both harmonics control and reactive power compensation
Conclusion
A combination of active power filtering and reactive power control based on MMC is proposed in this
paper to cope with non-linear load and inductive load complex situation. A novel carrier swap method
is implemented to avoid unbalance of sub-module capacitor voltage. Meantime, the abrupt rate-of-
change on generating current harmonics is solved by modified predictive controller. The final results
shows that a fast response on reactive power compensation and high quality harmonics filtering
simultaneously for the system.
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